groundplaneStart a project
In productionWe have designed boards on this

Our modular handheld controller is a carrier board for an RK3588 SoM. Case study: Modular Handheld Controller

RK3588 / RK3588S

Rockchip flagship: 8 Arm cores, 6 TOPS NPU, 8K video and PCIe 3.0 x4, at the cost of LPDDR4X/LPDDR5 routing, an 8 to 12 layer board and a four-regulator PMIC tree.

RK3588 package, studio render
RK3588, rendered by Groundplane. Not to scale.
CPU
4x A76 + 4x A55, 2.2 to 2.4 GHz
GPU
Mali-G610 MP4
NPU
6 TOPS (INT4 to FP16, BF16, TF32)
Video
8K60 H.265/VP9/AVS2 decode, 8K30 H.265/H.264 encode
PCIe
PCIe 3.0 x4 + 3x PCIe 2.1 x1 (RK3588S: 2x PCIe 2.1 x1)
Verdict

What the RK3588 / RK3588S is for

Right for

  • Multi-stream video boxes: NVR and transcoding, with 8K60 H.265 decode and 8K30 H.264/H.265 encode in hardware
  • HDMI capture appliances: RK3588 (and RK3588J/M) has a native HDMI 2.0 RX up to 2160p60, which RK3588S, RK3588C and RK3582 lack
  • NVMe or 10GbE expansion: one PCIe 3.0 x4 controller that bifurcates to 2x2 or 4x1, plus three PCIe 2.1 x1 lanes
  • Multi-display signage and kiosks: four video ports, two HDMI 2.1 TX, two DP 1.4a, two MIPI DSI
  • Products that would rather buy a module: the largest SoM ecosystem of any Rockchip part, in B2B, SO-DIMM, MXM, SMARC, Qseven and LGA formats

Wrong for

  • Battery or fanless sub-5 W products: theta JA is 8.7 C/W and the A76 clusters, GPU and NPU each get their own buck regulator on reference-class boards
  • Low-cost 4 to 6 layer boards: every vendor board or module with a stated layer count is 8 layers (FriendlyELEC) to 10 or 12 layers (Firefly, Forlinx)
  • Designs that need DDR4 or socketed memory: LPDDR4, LPDDR4X, LPDDR5 and (datasheet V2.2) LPDDR5X only
  • PCIe 3.0 on the RK3588S or RK3582: they only have PCIe 2.1 x1 lanes
  • Fully open firmware: mainline U-Boot still needs Rockchip's closed DDR init blob

Cost and constraints

  • BOM driven by the SoC (RK3588S about USD 55 at qty 1 on LCSC, RK3588J about USD 89), an RK806-1 PMIC plus three RK860 regulators, and LPDDR4X/LPDDR5
  • DDR is trained by a closed rkbin blob at LPDDR4/4X 2112 MHz and LPDDR5 2400 MHz in the current release, so layout has to meet those rates
  • Ambient range is 0 to 80 C for RK3588 and RK3588S in the current datasheets (V2.2 / V1.7; earlier revisions said -20 to 85 C); -40 to 85 C needs the RK3588J or RK3588M at lower clocks
  • Package is a 23 x 23 mm FCBGA1088 at 0.65 mm pitch (RK3588) or a 17 x 17 mm FCCSP1253 at 0.4 mm pitch (RK3588S, RK3588S2, RK3582)
  • Mainline Linux covers CPU, GPU, display, USB3, PCIe and the NPU, but H.264/H.265 encode and the ISP are still vendor-kernel only
Block diagram

Inside the RK3588 / RK3588S

Drawn by Groundplane from the datasheet v1.7. Not Rockchip artwork.

Specs

Read from the documents

Each value names the document it was read from.

CPU4x Cortex-A76 (512 KB L2 each) + 4x Cortex-A55 (128 KB L2 each), 3 MB shared L3; max CPU frequency 2.2 to 2.4 GHzDatasheet V1.7, 1.2.1, Table 3-2
GPUMali-G610 MP4 (Valhall, 4 shader cores), OpenGL ES 1.1/2.0/3.2, OpenCL 2.2, Vulkan 1.2; max 1000 MHzDatasheet V1.7, 1.2.7, Table 3-2
NPU6 TOPS, three cores (joint or independent), INT4, INT8, INT16, FP16, BF16, TF32; 3x 384 KB buffer; max 1000 MHzDatasheet V1.7, 1.2.6
Video decodeH.265 Main10, VP9 and AVS2 8K60; H.264 8K30; AV1 (8/10-bit) 4K60; MPEG-1/2, VC-1, VP8 1080p60Datasheet V1.7, 1.2.4
Video encodeH.265 and H.264 up to 8K30, multi-channel at lower resolutions; JPEG encode up to 8192x8192Datasheet V1.7, 1.2.4, 1.2.5
MemoryLPDDR4, LPDDR4X, LPDDR5 or LPDDR5X; four 16-bit channels (64-bit), up to 2 ranks per channel, 32 GB address spaceDatasheet V2.2, 1.2.2
StorageeMMC 5.1 (HS400), SD 3.0, SDIO 3.0, FSPI serial flash (1/2/4-bit, 2 chip selects)Datasheet V1.7, 1.2.2, 1.2.13
Display4 video ports (VP0 7680x4320@60, VP1/VP2 4096x4320@60, VP3 2048x1080@60); 2x HDMI 2.1 TX or eDP 1.3 (HDMI to 8K60, FRL 12 Gbps, DSC 1.2a); 2x DP 1.4a to 8K30 (shared with USB3); 2x MIPI DSI to 4K60; BT.1120 outDatasheet V1.7, 1.2.10, 1.2.11
Video inputHDMI 2.0 RX, 2160p60, HDCP 2.3 and 1.4Datasheet V1.7, 1.2.8
Camera2x MIPI D/C-PHY (4-lane D-PHY or 3-trio C-PHY) + 4x 2-lane MIPI CSI D-PHY (pairable to 4-lane), up to 6 cameras; DVP 8/10/12/16-bit; ISP to 48 MP (8064x6048@15 dual ISP)Datasheet V1.7, 1.2.8, 1.2.9
PCIePCIe 3.0 x4 controller, RC or EP, bifurcation 1x4, 2x2, 4x1 or 1x2 + 2x1; plus 3x PCIe 2.1 x1 (RC only) on combo PHYsDatasheet V1.7, 1.2.13
SATAUp to 3x SATA 3.1 at 6 Gbps, each sharing a combo PHY with PCIe 2.1 (one also with USB 3)Datasheet V1.7, 1.2.13
USB2x USB 3.1 Gen1 OTG with DP alt mode (Type-C), 1x USB 3.1 Gen1 host on a combo PHY, 2x USB 2.0 hostDatasheet V1.7, 1.2.13
Ethernet2x GMAC, RGMII 10/100/1000 or RMII 10/100Datasheet V1.7, 1.2.13
Other I/O10x UART, 9x I2C, 5x SPI (SPI0 to SPI4), 16x PWM, 8-channel 12-bit SARADC, 4x I2S, 2x SPDIF, 2x PDMDatasheet V2.2, 1.2.12 to 1.2.14
Process8 nmProduct brief
PackageFCBGA1088L, 23 x 23 mm, 0.65 mm ball pitch, 0.36 mm balls, MSL3Datasheet V1.7, 1.2.14, 2.4
Operating rangeAmbient 0 to 80 C (V1.7 said -20 to 85 C); junction max 125 C; theta JA 8.7, JB 3.5, JC 0.12 C/WDatasheet V2.2, Table 3-1, Table 3-2, Table 4-1

Variants

RK3588SSame CPU, GPU, NPU and codecs in a 17 x 17 mm FCCSP1253L (0.4 mm pitch). Drops the PCIe 3.0 x4 controller, HDMI RX, one GMAC, one HDMI/eDP TX, one DP/USB3 OTG and one combo PHY (two PCIe 2.1/SATA lanes remain). Two 2-lane CSI D-PHYs instead of four, up to 4 cameras. Ambient 0 to 80 C, theta JA 8.2 C/W. LPDDR4, LPDDR4X or LPDDR5 (no LPDDR5X listed). RK3588S-D adds Dolby Audio.Datasheet V1.7
RK3588S2Same package as RK3588S with remapped camera pins: one MIPI D/C-PHY CSI port becomes a D-PHY port (4-lane or 2x 2-lane), two former ground balls become a CSI clock, for up to 5 cameras. Rockchip recommends RK3588S2 replace RK3588S; fitting it on an RK3588S PCB needs Rockchip's compatibility patch.Errata Rev 1.0
RK3588JIndustrial grade, same FCBGA1088L and feature set, -40 to 85 C ambient. Normal mode: A76 1.6 GHz, A55 1.3 GHz, GPU 700 MHz, NPU 800 MHz. Overdrive mode (A76 2.0 GHz, A55 1.7 GHz, GPU 850 MHz, NPU 950 MHz) may shorten lifetime at high temperature. MIPI DSI is D-PHY only; VP1/VP2 limited to 4096x2304.Datasheet V1.5
RK3582Cost-down part on the RK3588S package: 2x Cortex-A76 + 4x Cortex-A55, no 3D GPU (2D engine only), 5 TOPS NPU, encode listed as 4K60. Clocks are TBD and ambient is 0 to 80 C in datasheet V1.1, which also contradicts itself on memory types and HDMI TX count.Datasheet V1.1
RK3588MAutomotive variant, AEC-Q100 Grade 3, same FCBGA1088L. A76 2.0 GHz, A55 1.7 GHz, GPU 1.0 GHz, NPU 950 MHz, -40 to 85 C ambient. VP1/VP2 limited to 4096x2304.Datasheet V1.5
RK3588CDifferent package: FCCSP766L, 17 x 19 mm, 0.6/0.65 mm pitch. Same CPU (2.2 to 2.4 GHz), GPU, 6 TOPS NPU and codecs, but LPDDR4/4X only, PCIe 3.0 x2 (1x2 or 2x1), one HDMI 2.1 TX plus one HDMI 2.0/eDP 1.4 TX, one DP/USB3 OTG, no HDMI RX; only a DVP camera input is listed. 0 to 80 C ambient, theta JA 15.6 C/W.Datasheet V1.4
SoC board design

We'll design your RK3588 board.

Tell us the interfaces, power budget and volume. An engineer replies with questions or a proposal.

Get a board designed

Links and facts on this page checked 2026-10-13. Spotted something out of date? Tell us through the contact form.

Compiled from publicly available sources: datasheets, technical reference manuals, vendor product pages, schematics and source code published by their owners and third parties. We link to documents where others host them and do not host, endorse or vouch for them. Everything on these pages, including our own specs, summaries, block diagrams, comparisons, calculators and design notes, is for reference only and may contain errors or be out of date. It is provided as is, and Groundplane is not responsible for errors in it, for third-party documents, or for any design, board or decision based on it. Always check the manufacturer's current datasheet, reference manual and design guidance before you design a board. Rockchip, Allwinner, Raspberry Pi and other product names are trademarks of their owners; we are not affiliated with any of them. See our disclosure.